基于FPGA实现AD转换的verilog代码

上传者: 40550970 | 上传时间: 2019-12-21 20:52:35 | 文件大小: 385KB | 文件类型: rar
通过利用QuatrusII软件编写verilog的AD转换代码,使用USB blaster将代码 下载到FPGA开发板中,外接10MHz信号源,从而可将模拟信号转换为数字信号

文件下载

资源详情

[{"title":"( 81 个子文件 385KB ) 基于FPGA实现AD转换的verilog代码","children":[{"title":"HSMCAD","children":[{"title":"HSMCAD.flow.rpt <span style='color:#111;'> 21.66KB </span>","children":null,"spread":false},{"title":"greybox_tmp","children":[{"title":"cbx_args.txt <span style='color:#111;'> 1.54KB </span>","children":null,"spread":false}],"spread":true},{"title":"adspi.v.bak <span style='color:#111;'> 68.67KB </span>","children":null,"spread":false},{"title":"HSMCAD.v <span style='color:#111;'> 2.08KB </span>","children":null,"spread":false},{"title":"refpll.v <span style='color:#111;'> 14.37KB </span>","children":null,"spread":false},{"title":"HSMCAD.v.bak <span style='color:#111;'> 2.04KB </span>","children":null,"spread":false},{"title":"clkpll_bb.v <span style='color:#111;'> 11.64KB </span>","children":null,"spread":false},{"title":"HSMCAD_assignment_defaults.qdf <span style='color:#111;'> 55.47KB </span>","children":null,"spread":false},{"title":"HSMCAD.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"clkpll.v <span style='color:#111;'> 15.65KB </span>","children":null,"spread":false},{"title":"HSMCAD.sdc.bak <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false},{"title":"adpll.ppf <span style='color:#111;'> 543B </span>","children":null,"spread":false},{"title":"adpll_bb.v <span style='color:#111;'> 12.14KB </span>","children":null,"spread":false},{"title":"assignment_defaults.qdf <span style='color:#111;'> 54.75KB </span>","children":null,"spread":false},{"title":"HSMCAD.cdf <span style='color:#111;'> 439B </span>","children":null,"spread":false},{"title":"HSMCAD.asm.rpt <span style='color:#111;'> 7.32KB </span>","children":null,"spread":false},{"title":"clkpll.ppf <span style='color:#111;'> 425B </span>","children":null,"spread":false},{"title":"db","children":[{"title":"cntr_9di.tdf <span style='color:#111;'> 4.16KB </span>","children":null,"spread":false},{"title":"prev_cmp_HSMCAD.qmsg <span style='color:#111;'> 253.27KB </span>","children":null,"spread":false},{"title":"decode_asf.tdf <span style='color:#111;'> 1.53KB </span>","children":null,"spread":false},{"title":"cntr_cdi.tdf <span style='color:#111;'> 4.16KB </span>","children":null,"spread":false},{"title":"cmpr_odc.tdf <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false},{"title":"logic_util_heursitic.dat <span style='color:#111;'> 73.61KB </span>","children":null,"spread":false},{"title":"cmpr_pdc.tdf <span style='color:#111;'> 2.03KB </span>","children":null,"spread":false},{"title":"clkpll_altpll.v <span style='color:#111;'> 4.00KB </span>","children":null,"spread":false},{"title":"adpll_altpll.v <span style='color:#111;'> 4.55KB </span>","children":null,"spread":false},{"title":"HSMCAD.db_info <span style='color:#111;'> 138B </span>","children":null,"spread":false},{"title":"cntr_56j.tdf <span style='color:#111;'> 4.40KB </span>","children":null,"spread":false},{"title":"cntr_vvi.tdf <span style='color:#111;'> 3.46KB </span>","children":null,"spread":false},{"title":"cmpr_kdc.tdf <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false},{"title":"altsyncram_j684.tdf <span style='color:#111;'> 31.32KB </span>","children":null,"spread":false},{"title":"altsyncram_t684.tdf <span style='color:#111;'> 65.00KB </span>","children":null,"spread":false},{"title":"HSMCAD.sld_design_entry.sci <span style='color:#111;'> 826B </span>","children":null,"spread":false},{"title":"cntr_idi.tdf <span style='color:#111;'> 4.32KB </span>","children":null,"spread":false},{"title":"mux_mpc.tdf <span style='color:#111;'> 4.58KB </span>","children":null,"spread":false}],"spread":false},{"title":"HSMCAD.qsf <span style='color:#111;'> 22.98KB </span>","children":null,"spread":false},{"title":"serv_req_info.txt <span style='color:#111;'> 312B </span>","children":null,"spread":false},{"title":"refpll_bb.v <span style='color:#111;'> 10.58KB </span>","children":null,"spread":false},{"title":"HSMCAD.tcl <span style='color:#111;'> 5.10KB </span>","children":null,"spread":false},{"title":"HSMCAD.qpf <span style='color:#111;'> 1.27KB </span>","children":null,"spread":false},{"title":"DALVDSTX.ppf <span style='color:#111;'> 475B </span>","children":null,"spread":false},{"title":"daspi.v <span style='color:#111;'> 37.64KB </span>","children":null,"spread":false},{"title":"HSMCAD.merge.rpt <span style='color:#111;'> 88.20KB </span>","children":null,"spread":false},{"title":"adpll.qip <span style='color:#111;'> 357B </span>","children":null,"spread":false},{"title":"HSMCAD.map.rpt <span style='color:#111;'> 245.02KB </span>","children":null,"spread":false},{"title":"incremental_db","children":[{"title":"compiled_partitions","children":[{"title":"HSMCAD.autos_3e921.map.kpt <span style='color:#111;'> 24.23KB </span>","children":null,"spread":false},{"title":"HSMCAD.root_partition.map.kpt <span style='color:#111;'> 4.51KB </span>","children":null,"spread":false},{"title":"HSMCAD.root_partition.cmp.dfp <span style='color:#111;'> 33B </span>","children":null,"spread":false},{"title":"HSMCAD.autoh_e4eb1.map.kpt <span style='color:#111;'> 2.07KB </span>","children":null,"spread":false},{"title":"HSMCAD.autoh_e4eb1.map.logdb <span style='color:#111;'> 4B </span>","children":null,"spread":false},{"title":"HSMCAD.db_info <span style='color:#111;'> 138B </span>","children":null,"spread":false},{"title":"HSMCAD.autos_3e921.map.logdb <span style='color:#111;'> 4B </span>","children":null,"spread":false},{"title":"HSMCAD.autos_3e921.map.dpi <span style='color:#111;'> 9.52KB </span>","children":null,"spread":false},{"title":"HSMCAD.autoh_e4eb1.map.dpi <span style='color:#111;'> 1.38KB </span>","children":null,"spread":false},{"title":"HSMCAD.root_partition.cmp.kpt <span style='color:#111;'> 216B </span>","children":null,"spread":false},{"title":"HSMCAD.root_partition.cmp.logdb <span style='color:#111;'> 4B </span>","children":null,"spread":false},{"title":"HSMCAD.root_partition.map.dpi <span style='color:#111;'> 7.82KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"HSMCAD.jdi <span style='color:#111;'> 4.26KB </span>","children":null,"spread":false},{"title":"HSMCAD.sta.rpt <span style='color:#111;'> 295.27KB </span>","children":null,"spread":false},{"title":"HSMCAD_description.txt <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"HSMCAD.fit.smsg <span style='color:#111;'> 553B </span>","children":null,"spread":false},{"title":"HSMCAD.fit.rpt <span style='color:#111;'> 1004.84KB </span>","children":null,"spread":false},{"title":"DALVDSTX_inst.v <span style='color:#111;'> 150B </span>","children":null,"spread":false},{"title":"PLLJ_PLLSPE_INFO.txt <span style='color:#111;'> 248B </span>","children":null,"spread":false},{"title":"HSMCAD.pin <span style='color:#111;'> 171.36KB </span>","children":null,"spread":false},{"title":"HSMCAD.sta.summary <span style='color:#111;'> 5.00KB </span>","children":null,"spread":false},{"title":"clkpll.qip <span style='color:#111;'> 360B </span>","children":null,"spread":false},{"title":"adpll.v <span style='color:#111;'> 16.26KB </span>","children":null,"spread":false},{"title":"dapll.ppf <span style='color:#111;'> 424B </span>","children":null,"spread":false},{"title":"HSMCAD.fit.summary <span style='color:#111;'> 876B </span>","children":null,"spread":false},{"title":"dcopll.ppf <span style='color:#111;'> 473B </span>","children":null,"spread":false},{"title":"i2c_config.v <span style='color:#111;'> 21.88KB </span>","children":null,"spread":false},{"title":"HSMCAD.sof <span style='color:#111;'> 10.60MB </span>","children":null,"spread":false},{"title":"HSMCAD.map.summary <span style='color:#111;'> 654B </span>","children":null,"spread":false},{"title":"DALVDSTX.inc <span style='color:#111;'> 900B </span>","children":null,"spread":false},{"title":"refpll.qip <span style='color:#111;'> 360B </span>","children":null,"spread":false},{"title":"DALVDSTX.bsf <span style='color:#111;'> 2.25KB </span>","children":null,"spread":false},{"title":"HSMCAD.sdc <span style='color:#111;'> 2.44KB </span>","children":null,"spread":false},{"title":"adspi.v <span style='color:#111;'> 67.61KB </span>","children":null,"spread":false},{"title":"AD.stp <span style='color:#111;'> 80.86KB </span>","children":null,"spread":false},{"title":"refpll.ppf <span style='color:#111;'> 354B </span>","children":null,"spread":false}],"spread":false}],"spread":true}]

评论信息

  • 鸭鸭的小可爱 :
    你好,用13.1打开,提示没有cyclone库,可是库都装了啊,想问一下您这用的是哪个芯片
    2021-04-12
  • 咖啡不加糖屎 :
    真的很不错,帮助我解决了AD转换精度的问题!
    2018-08-11

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明