[浙江大学]逻辑与计算机设计基础实验报告

[{"title":"（ 8 个子文件 8.15MB ） [浙江大学]逻辑与计算机设计基础实验报告","children":[{"title":"实验三四_参数测试与三态门和集电极开路(OC)门.doc <span style='color:#111;'> 818.22KB </span>","children":null,"spread":false},{"title":"实验十一 移位寄存器设计与应用.docx <span style='color:#111;'> 1.95MB </span>","children":null,"spread":false},{"title":"实验六七_三八译码器、数据选择器及其应用.doc <span style='color:#111;'> 3.83MB </span>","children":null,"spread":false},{"title":"实验八_全加器设计.doc <span style='color:#111;'> 3.42MB </span>","children":null,"spread":false},{"title":"实验九_同步时序电路典型设计.doc <span style='color:#111;'> 828.00KB </span>","children":null,"spread":false},{"title":"实验十 计数器定时器设计与应用.doc <span style='color:#111;'> 460.05KB </span>","children":null,"spread":false},{"title":"实验一二_常用仪器的使用及基本开关电路.doc <span style='color:#111;'> 191.50KB </span>","children":null,"spread":false},{"title":"实验十二_寄存器及寄存堆设计.doc <span style='color:#111;'> 1.50MB </span>","children":null,"spread":false}],"spread":true}]