[{"title":"( 113 个子文件 689KB ) verilog电子表设计","children":[{"title":"counter10min.v <span style='color:#111;'> 982B </span>","children":null,"spread":false},{"title":"ycclock_pad.csv <span style='color:#111;'> 6.58KB </span>","children":null,"spread":false},{"title":"clockmod.v <span style='color:#111;'> 1.56KB </span>","children":null,"spread":false},{"title":"ycclock.unroutes <span style='color:#111;'> 155B </span>","children":null,"spread":false},{"title":"cst.xbcd <span style='color:#111;'> 1.81KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]